FreeCAD: master 1f9ecfa5

Author Committer Branch Timestamp Parent
yorik yorik master 2014-12-31 16:17:25 master ca5062cb
Changeset Draft: Better error messages when trying to convert a bspline to a sketch
mod - src/Mod/Draft/Draft.py Diff File